AV 129
S-Band, C-Band and X-Band Phased-Array Radar Transceiver
MIMO

3U VPX
Kintex UltraScale FPGA
Quad 14 bit 3 Gsps ADC – Quad 16 bit 6 Gsps DAC
Conduction or Air-Cooled
**Applications**
- Radar S-Band, C-Band and X-Band Transceiver
- MIMO

**Features**
- 4 channels 3 Gsps 14-bit ADC
- Independent Digital Down Converters, decimation factor 2 to 48.
- 4 channels 6/12 Gsps 16-bit DAC
- Independent Digital Up Converters, interpolation 2 to 24.
- One Ultra Low jitter clock synthesizers
- External or internal sampling clock
- External and internal sampling clock reference
- User programmable Xilinx® Kintex® UltraScale™ FPGA
- 800 MHz 2x 256M64 DDR3 SDRAM
- 3U OpenVPX standard compliant
- Air cooled and Conduction cooled rugged versions

**14-bit 3 Gsps ADC**
The AV129 Analog to Digital conversion is performed by two Analog Devices AD9208 14-bit 3 Gsps ADCs with independent Digital Down Converters with decimation factor ranging from 2 to 48 in complex mode.

The AV129 provides four front panel SMPM connectors for analog inputs.

Single ended input signals are AC coupled with a full power input bandwidth from 2 GHz to 8 GHz with 6 dBm input level and up to X-Band with higher input level

A wideband signal generator is provided for on board, stand-alone calibration.

**16-bit 6/12 Gsps DAC**
The AV129 Digital to Analog conversion is performed by four Analog Devices AD9162 16-bit 6/12 Gsps DACs with independent Digital Up Converters with interpolation factor ranging from 2 to 24 in complex mode.

The AV129 provides four front panel SMPM connectors for analog outputs.

Single ended output signals are AC coupled with an output bandwidth from 2 GHz to 7.5 GHz with 0 dBm output level. X-Band signals are supported with lower signal level.

**Clock**
The AV129 provides one ultra-low jitter clock synthesizers locked on a 100 MHz internal reference. The AV129 supports a 10 to 100 MHz external reference input either from front panel SMPM connector or from the VPX P2 Connector.

External clock inputs for the ADCs are supported from either one SMPM connector or VPX P2.

External clock from 2 GHz to 6 GHz are supported.

**Overview**
The AV129 is part of Apisys’ range of High Speed data conversion and signal processing solutions based on the VITA 45, VPX standard.

The AV129 is fully compliant with OpenVPX standard, accommodating various communication protocols such as PCIe, SRIO, 1 Gbit and XAUI 10 Gbit Ethernet, as well as non OpenVPX adopted standard such as Aurora.

The AV129 combines four 14-bit 3 Gsps ADCs and four 16-bit 6/12 Gsps DAC with ultra-high processing power delivered by Xilinx® Kintex® UltraScale™ FPGA, making it ideally suited for fully synchronous multiple channels test and measurement, MIMO, Electronic Warfare or Ultra-Wideband Radar Transceiver applications.

The AV129 features an internal ultra-low jitter reference and one clock synthesizers and can be used with either external clock or external references for higher flexibility.

The AV129 includes one Xilinx® Kintex® UltraScale™™ KU115 FPGA for an impressive processing capability of more than 7 TMACs (Multiply Accumulate per second), two high speed 256M64 DDR3 SDRAM memory for data processing and two 1 Gb synchronous FLASH memory for multiple firmware storage.

The AV129 provides a USB 2.0 interface and a 10/100 Ethernet interface intended to be used for system monitoring and supervision.

The AV129 comes with complete software drivers for Windows and Linux. An FPGA Development Kit is provided including all necessary cores to build user FPGA application.

**FPGA**
The AV129 is fitted with a Xilinx® Kintex® UltraScale™™ KU115 user programmable FPGA. Only few resources are used to control and communicate with external hardware such as DDR3 SDRAM and monitoring sub-system, leaving most of the logic and block RAM and all DSP resources available for customer processing.

Dedicated to signal processing, the Xilinx Kintex UltraScale™™ KU115 FPGA includes 1,451 K logics cells, 2,160 36 Kbit RAM blocks, 6 PCIe interface blocks and 5,520 DSP48 slices for an impressive processing power of more than 7 TMACs.

The FPGA is delivered in -2 speed grade.

**Memories**
The AV129 includes two 800 MHz 256M64 DDR3 SDRAM memory banks and two 1 Gbit QSPI FLASH used to store multiple FPGA configuration files.

**VPX Interface**
The AV129 supports an OpenVPX VITA 65 compliant interface with support for two Fat Pipes for Data Plane, one Fat Pipe for Expansion Plane, two Ultra Thin Pipes for Control Plane and two User Defined Ultra Thin Pipes on P1. The AV129 also supports 28 single ended LVCMOS33 plus 8 single ended LVCMOS18 on P2 plus USB2.0 and 10/100 Ethernet for supervision and monitoring.

The AV129 features two low phase noise clock generators able to synthesize clock references for the FPGA GTHs from 100 MHz to 312.5 MHz, allowing support of all major protocols such as Aurora, GigE, PCIe Gen 1 and Gen 2, SATA, SRIO and XAUI 10Gbit Ethernet up to 12.5 Gbps.

**Microcontroller**
The AV129 features a 32-bit 80 MHz microcontroller used primarily for board monitoring and supervision.

The microcontroller supports a USB 2.0 and a 10/100 Ethernet interface accessible on the VPX P2 user IO pins through an Apisys AP102 Rear Transition Module or an ANSI/VITA 46.10 compliant custom RTM board.

The microcontroller firmware includes all necessary features for board monitoring and supervision.

**Software**
The AV129 is delivered with software drivers for Windows 10 and Linux.

**Ruggedization**
The AV129 is delivered in air cooled and conduction cooled standard or rugged versions for use in severe environmental conditions. Standard VITA 47 supported ruggedization levels are EAC4, EAC6, ECC3 and ECC4.
Specifications

Analog Input/Output
- Input coupling: AC
- Full power bandwidth: 2 to 8 GHz
- Input level: 0 dBm
- Output coupling: AC
- Full power bandwidth: 2 to 7,5 GHz
- Full scale: 0 dBm
- Impedance: 50 Ohm
- Connectors: SMPM

Analog-Digital Conversion
- Four channels, Fs ≤ 3 GHz
- Resolution: 14 bit
- Sampling Performances @2.6 GHz: 2dBFS
- SNR: 67 dBFS
- SFDR: 70 dBc
- ENOB: 9.0 bit

Digital-Analog Conversion
- Four channels, Fs ≤ 8 GHz
- Resolution: 14 bit
- Sampling Performances @2 GHz: 5 Gbps
- SNR: 67 dBFS
- SFDR: 70 dBc
- MAX: 16 bit

Clock
- Internal
  - One ultra low jitter clock synthesizers,
  - 2 GHz to 6 GHz low jitter clock
- External Input Clock
  - Frequency: 2 GHz to 6 GHz
  - Input level: 10 dBm recommended
  - Connector: SMPM 50 Ohms and VPX P2
- External reference:
  - Frequency: 10 MHz to 100 MHz
  - Connector: SMPM, 50 Ohm and VPX P2

Digital Down Converter
- 2 independent DDC for each ADC
- Tuning frequency step: 48-bit NCO
- DDC with 1/2 to 1/48 decimation ratio with I-Q complex output

Digital Up Converter
- 1 DUC for each DAC
- Tuning frequency step: 48-bit NCO
- DUC with 1/2 to 1/24 interpolation ratio

FPGA
- FPGA: Xilinx Kintex Ultrascale
  - XCKU115-2FLVF1924

Memory
- Two banks 256M64 DDR3 SDRAM, 800 MHz clock
- Two 1 Gbit QSPI FLASH memory

VPX Interface
- P1:
  - Data plane: two fat pipes
  - Expansion plane: one fat pipe
  - Control plane: 2 ultra-thin pipes
  - 2 user-defined ultra-thin pipes
  - P2:
    - USB2.0 and 10/100 Ethernet
  - 28 single ended LVCMOS33
  - 8 single ended LVCMOS18

Software support
- Software Drivers:
  - Windows 10
  - Linux
- Application example: Windows and Linux

Firmware support
- VHDL core for all hardware resources
- Base design
- Supported by Xilinx VIVADO 2016.4 and later

Ruggedization
- As per VITA 47
- Air cooled : EAC4 and EAC6
- Conduction cooled : EACC3 and ECC6

Power dissipation (KU115)
- +12V: 6.7 A max (80W)
- +5V: 9.0 A max (45W)
- +3.3V: 2.1 A max (7W)
- +3.3VAUX: 0.6 A max (2W)

Weight
- Air cooled : 560g
- Conduction cooled : 650g

Ordering information

<table>
<thead>
<tr>
<th>Part Number</th>
<th>AV129</th>
<th>AR</th>
<th>AS</th>
<th>CS</th>
<th>CR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ruggedization level</td>
<td>Air Standard</td>
<td>-</td>
<td>AS</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>Air Rugged</td>
<td>-</td>
<td>AR</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>Conduction Standard</td>
<td>-</td>
<td>CS</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>Conduction Rugged</td>
<td>-</td>
<td>CR</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

Options 1

| Options 1 | FPGA Kintex Ultrascale KU115 | - | - | - | 1 |
# Ruggedization levels

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating Temperature</td>
<td>0°C to +55°C (8 CFM airflow at sea level)</td>
<td>40°C to +70°C (8 CFM airflow at sea level)</td>
<td>40°C to +70°C (Card Edge)</td>
<td>40°C to +70°C (Card Edge)</td>
</tr>
<tr>
<td>Non Operating Temperature</td>
<td>-40°C to +85°C</td>
<td>-40°C to +100°C</td>
<td>50°C to +100°C</td>
<td>50°C to +100°C</td>
</tr>
<tr>
<td>Operating Vibration (Random)</td>
<td>5Hz - 100Hz +3 dB/octave</td>
<td>5Hz - 100Hz +3 dB/octave</td>
<td>5Hz - 100Hz +3 dB/octave</td>
<td>5Hz - 100Hz +3 dB/octave</td>
</tr>
<tr>
<td></td>
<td>1kHz - 2kHz +6 dB/octave</td>
<td>1kHz - 2kHz +6 dB/octave</td>
<td>1kHz - 2kHz +6 dB/octave</td>
<td>1kHz - 2kHz +6 dB/octave</td>
</tr>
<tr>
<td>Operating Shock</td>
<td>20g, 11 millisecond, half-sine</td>
<td>20g, 11 millisecond, half-sine</td>
<td>40g, 11 millisecond, half-sine</td>
<td>40g, 11 millisecond, half-sine</td>
</tr>
<tr>
<td>Operating Relative Humidity</td>
<td>0% to 95% non-condensing</td>
<td>0% to 95% non-condensing</td>
<td>0% to 95% non-condensing</td>
<td>0% to 95% non-condensing</td>
</tr>
<tr>
<td>Operating Altitude</td>
<td>@ 0 to 10,000 ft with adequate airflow</td>
<td>@ 0 to 30,000 ft with adequate airflow</td>
<td>@ 0 to 30,000 ft</td>
<td>@ 0 to 60,000 ft</td>
</tr>
<tr>
<td>Conformal Coating</td>
<td>No</td>
<td>Optional (acrylic AVR80)</td>
<td>Yes (default acrylic AVR80)</td>
<td>Yes (default acrylic AVR80)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Reference to ANSI-VITA standard 47 for the listed parameters only.